logo

Standards Manage Your Business

We Manage Your Standards

    Log in / Signup cart wishlist
    IEEE

    IEEE/IEC 61523-1 : 2023

    IEEE/IEC International Standard--Delay and power calculation standards--Part 1: Integrated Circuit (IC) Open Library Architecture (OLA)

    Standard Details

    Ways for integrated circuit designers to analyze chip timing and power consistently across a broad set of electrical design automation (EDA) applications are covered in this standard. Methods by which integrated circuit vendors can express timing and power information once per given technology are also covered. In addition, the means by which EDA vendors can meet their application performance and capacity needs are discussed.

    General Information

    Status : ACTIVE
    Standard Type: Main
    Document No: IEEE/IEC 61523-1 : 2023
    Document Year: 2023
    Pages: 646

    Life Cycle

    Currently Viewing

    ACTIVE
    IEEE/IEC 61523-1 : 2023

    ACTIVE
    IEEE/IEC 61523-1:2023

    Related Standards

    Standard
    23
    Dec
    IEEE Standard for VHDL Language Reference Manual...
    Revision Standard - Active. VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal ...
    IEEE 1076:2019
    Standard
    14
    Dec
    IEEE Standard VHDL Analog and Mixed-Signal Extensions...
    Revision Standard - Active. The IEEE 1076.1 language, a hardware description language for the descri...
    IEEE 1076.1:2017
    Standard
    15
    Apr
    IEEE Standard for VHDL Analog and Mixed-Signal Extensions -- Packages for Multiple Energy Domain Sup...
    This standard defines a collection of VHDL 1076.1 packages, compatible with IEEE Std 1076.1, along w...
    IEEE 1076.1.1:2011
    Standard
    21
    Feb
    IEEE Standards Interpretations: IEEE Std 1076-1987, IEEE Standard VHDL Language Reference Manual...
    A series of analyses of various problems regarding the interpretation of the VHSIC Hardware Descript...
    IEEE 1076/INT:1991
    Standard
    22
    Feb
    IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and VerificationLanguage...
    Revision Standard - Active. The definition of the language syntax and semantics for SystemVerilog, w...
    IEEE 1800:2017
    Standard
    14
    Sep
    IEEE Standard for Universal Verification Methodology Language Reference Manual...
    ScopeThis standard establishes the Universal Verification Methodology (UVM), a set of application pr...
    IEEE 1800.2:2020
    Standard
    28
    Feb
    IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language...
    Abstract: The definition of the language syntax and semantics for SystemVerilog, which is a unified ...
    IEEE 1800 : 2023
    Knowledge Corner

    Expand Your Knowledge and Unlock Your Learning Potential - Your One-Stop Source for Information!

    © Copyright 2024 BSB Edge Private Limited.

    Enquire now +
    This Website Uses Cookies to Manage Services